We report on an artificial synapse, an organic synapse-transistor (synapstor) working at 1 volt and with a typical response time in the range 100-200 ms. This device (also called NOMFET, Nanoparticle Organic Memory Field Effect Transistor) combines a memory and a transistor effect in a single device. We demonstrate that short-term plasticity (STP), a typical synaptic behavior, is observed when stimulating the device with input spikes of 1 volt. Both significant facilitating and depressing behaviors of this artificial synapse are observed with a relative amplitude of about 50% and a dynamic response < 200 ms. From a series of in-situ experiments, i.e. measuring the current-voltage characteristic curves in-situ and in real time, during the growth of the pentacene over a network of gold nanoparticles, we elucidate these results by analyzing the relationship between the organic film morphology and the transport properties. This synapstor works at a low energy of about 2 nJ/spike. We discuss the implications of these results for the development of neuro-inspired computing architectures and interfacing with biological neurons.
Introduction.
There is a growing interest in neuro-inspired devices based on emerging technologies beyond the existing silicon CMOS implementation of artificial neural networks (e.g. see recent reviews in a special issue 1 and in Refs. 2, 3 ). Organic bioelectronics is emerging as a viable technological approach aiming at interfacing organic devices with cells and neurons. [4] [5] [6] We have recently demonstrated how we can use charge trapping/detrapping in an array of gold nanoparticles (NPs) at the SiO2/pentacene interface to design a synapse-transistor (synapstor) mimicking the dynamic plasticity of a biological synapse. 7, 8 This device called NOMFET (Nanoparticle Organic Memory Field Effect Transistor) combines a memory and a transistor effect in a single device.
NOMFETs have been initially designed for neuro-inspired computing architectures (artificial neural networks). This device (which is memristor-like) 8 mimics short-term plasticity (STP) 7 and temporal correlation plasticity (STDP, spike-timing dependent plasticity) 8 of biological spiking synapses, two "functions" at the basis of learning processes. A compact model was developed 9 and we demonstrated an associative memory, which can be trained to exhibit a Pavlovian response. 10 However, these devices were limited to work with spikes in the range of few tens of volts and time scale of 1-100s. Both fields (neuro-inspired computing and bioelectronics) require devices working at lower voltages (to save energy consumption during computing and because action potentials in synapse and neurons have amplitudes of around 100 mV) and higher speed (e.g. synapse and neurons work at around kHz).
Here, we report on a synapstor working at 1 volt and with a typical response time constant in the range 100-200 ms. To gain a better insight of the NOMFET behavior, we performed a series of in-situ experiments where the response of the device is studied during the growth of the organic semiconductor thin film. We analyzed the relationship between the organic film morphology and the transport properties by measuring the current-voltage characteristic curves, in-situ and in real time, during the growth of the pentacene over the NP network. Second, we performed temperature-dependent measurements of the charge carrier mobility to assess the effect of NPs on charge transport properties. Finally, based on the conclusions drawn from these experiments, we report on an optimized NOMFET fabrication process getting a larger hole mobility of the NOMFET (∼ 0.1 cm 2 /Vs, instead of 10 -3 -10 -2 cm 2 /Vs in our previous work) 7 and a faster response time constant (hundreds of ms instead of few seconds).
Materials and Methods

Si/SiO2 wafer substrate and source/drain electrodes.
The NOMFETs were processed using a bottom-gate electrode configuration. We used highlydoped (resistivity ∼10 -3 Ω.cm) n-type silicon covered with a thermally grown 200 nm thick silicon dioxide (grown at 1100°C during 135 min in a dry oxygen flow (2L/min) and followed by a post-oxidation annealing at 900°C during 30 min under a nitrogen flow (2L/min) in order to reduce the presence of defects into the oxide). Electrodes (titanium/gold (20/200 nm)) were deposited on the substrate by vacuum evaporation and patterned by e-beam lithography for linear source and drain gold electrodes (length L=1 to 50 µm and width W=1000 µm) and by optical lithography for interdigitated source and drain gold electrodes (length L= 20 and 40 µm, width W=11200 and 22400 µm). Before use, these wafers were cleaned following the protocol : i) sonication in acetone for 15 min and isopropanol (15 min), dried in N2. ii) Piranha solution (H2SO4 /H2O2, 2/1 v/v) for 15 minutes (Caution: preparation of the piranha solution is highly exothermic and reacts violently with organics). iii) Rinse with DI water, copiously. iv) Etch with HF 2% for 5s, rinse with DI water, copiously, dry in N2 and bake at 120° (hot plate), or clean by ultraviolet irradiation in an ozone atmosphere (ozonolysis) for 30 minutes. The cleaned substrates are used immediately (see surface functionalization below).
Au NPs synthesis.
Colloidal solutions of citrate-capped Au NP (10 ± 3 nm in diameter) were synthesis as follows. 11 Charge stabilized Au nanoparticles were synthesized by the reduction of chloroauric acid in water. To obtain a 100 mL aqueous solution of Au nanoparticles, a solution with 1 mL of HAuCl44H2O (1% w/v) in 79 mL of H2O was first prepared. A 20 mL reducing solution with 4 mL of trisodium citrate (1% w/v) and 80 µL of tannic acid (1% w/v) in 16 mL of H2O was then added rapidly to the Au solution (all solutions at 60 °C). The mixed solution was boiled for 10 min before being cooled down to room temperature. A continuous stirring was applied throughout the process. The resulting reddish solution contained typically 10nm Au. The NP size (10 ± 3 nm in diameter) and density is calculated from SEM images of NPs arrays on the surface (as the one in Fig. S1 in SI).
SiO2 surface functionalization and NP deposition.
Immediately after the cleaning (see above), the SiO2 gate dielectric was functionalized by selfassembled monolayer (SAM) to anchor gold nanoparticles (NPs) on the surface. 12 The SiO2 surface was functionalized by immersion in a solution of (3-aminopropyl)-trimethoxysilane (APTMS) molecules diluted in methanol at a concentration 1µL/mL for 1h. 13 The reaction took place in a glove-box with a controlled atmosphere (nitrogen, with less than 1 ppm of oxygen and water vapor). Excess, non-reacted, molecules were removed by rinse in methanol under sonication. This sample was subsequently dried under nitrogen stream. Static water contact angle was 19°, a common value for hydrophilic NH2-terminated surfaces. 13 This sample was then immediately dipped in a colloidal solution of citrate-stabilized Au-NP for 24h. This procedure yields an array of NPs with a density of about 4-5x10 10 NP/cm 2 (see details in the Supporting Information, Fig. S1 ). The sample was then cleaned with deionized water and isopropanol, and dried under nitrogen stream. The NPs deposited on SiO2 do not form a continuous film or large clusters, rather they are adsorbed as individual entities. They do not coalesce (mainly due to coulombic repulsion between the negatively charged citrate layer), and they exhibit a characteristic length scales, i.e. a density, that we can adjust with the concentration of the Au NPs in the solution and the time of deposition. 7 Indeed, we have previously demonstrated that an optimized density of NPs for the NOMFETs is around 5x10 10 NP/cm 2 . 7
OTS functionalization.
Octadecyltricholorosilane (OTS) molecules were used as follow. 14, 15 The silanization reaction was carried out in a glovebox under nitrogen atmosphere but non-anhydrous solvents were used to favor hydrolysis of -SiCl3 functions. The freshly cleaned substrate was immersed for 2h in a 
AFM measurements.
The surface morphology of the organic layer was determined by imaging with a Bruker ICON atomic force microscope (AFM) in tapping mode. Silicon cantilevers from Bruker (NCHV model) were used to acquire AFM images of 5 x 5 µm² at 1Hz with a resolution of 512 x 512 pixels.
Contact angle measurements.
The wettability of the surface at different stages of the fabrication was assessed by measuring the water contact angle. We measured the static water contact angle with a remote-computer controlled goniometer system (DIGIDROP by GBX, France). We deposited a drop (10-30 μL) of deionized water (18 MΩ.cm-1) on the surface, and the projected image was acquired and stored by the computer. Contact angles were extracted by contrast contour image analysis software.
These angles were determined a few seconds after application of the drop. These measurements were carried out in a clean room (ISO 6) where the relative humidity (50%) and the temperature (22 °C) are controlled. The precision with these measurements are ±2°.
Electrical measurements.
For in-situ measurements, just before pentacene evaporation, samples were transferred in the home-built vacuum evaporation chamber, 16 the bottom gate and the bottom source/drain electrodes were electrically connected, and drain current-gate voltage (ID-VG) curves were recorded in-situ from VG= 30V to -30V both in linear (VD=-1V) and saturation regime (VD=-30V) as pentacene was sublimed at a rate of 0.5 ML/min (substrate at room-temperature, 1 ML of pentacene ≈1.5 nm). When pentacene thickness reached about 20 MLs, deposition was stopped and temperature dependent measurements were carried out by recording ID-VG scans every 30 s while the temperature was varied from -160°C to RT. Hole mobility in linear and saturation regimes was extracted as usual from standard transistor equations. A low-current source-measure unit (SMU) Keithley 6430 is used to apply the gate-source voltage (VGS) and to measure the gate current (IG), and a dual SMU Keithley 2612 is used to apply the drain-source voltages (VDS) and to measure the respective drain-source currents (IDS).
The NOMFET electrical ex-situ characteristics were measured with an Agilent 4155C semiconductor parameter analyzer, the input pulses were delivered by a pulse generator (Tabor 5061 or Keithley 2636A). The electrodes of the NOMFET were contacted with a shielded micromanipulator probe station (Suss Microtec) in the dark.
Results and discussion.
3.1. In-situ experiments. Figure 1 shows the evolution of the hole mobility (in saturation regime) as a function of the thickness of the deposited pentacene film. While mobility in linear and saturation regimes are slightly different (μsat > μlin by a factor of about 1.5-2), their evolution with pentacene thickness is the same. The in-situ measurements allow us to evidence the formation of the channel layer and charge transport (holes) along the dielectric interface functionalized with NPs, as the control in thickness is a fraction of monolayer. First we investigate pentacene deposition and channel formation on the NP functionalized substrates. Fig. 1 shows how the mobility of this transistor evolves as a function of the nominal pentacene layer thickness Θ (expressed in monolayers ML by taking into account 1ML of pentacene ≈ 1.5nm) during the in-situ experiment. Below a critical thickness of ΘC1,NP = 5.7 ML (square symbol, NOMFET without OTS treatment) no transistor current can be measured and the mobility cannot be extracted. At ΘC1,NP percolation of conducting islands sets in and a first continuous pathway connects source and drain electrode.
We measure current modulation in the transfer characteristics that allows us to extract the mobility µ as a function of Θ≥ ΘC1,NP. Upon addition of pentacene the transistor current and the mobility both increase rapidly over orders of magnitude. The increase does not follow a single power law but contains an inflection point at ΘC2,NP = 8.4 ML beyond which a second phase of steep increase in mobility is observed. In Fig 1, both regions are fitted by a power law ∼(Θ-ΘC) γ , with the critical coverage ΘC indicating the creation of a percolation path between the electrodes, and the critical exponent γ related to the lattice geometry and dimensionality of the underlying conducting network. 17 From the fit we find an increase in exponent from 1.1 in the first phase to 1.25 in the second phase of mobility increase, demonstrating a change in growth mode at Θ = 8.4 ML (i.e. about 12 nm) caused by the presence of NPs (diameter of about 10 nm). Finally, saturation of the curve is slowly attained at Θ ≈ 20 ML of deposited pentacene to yield a saturated charge mobility of µ = 3x10 -3 cm 2 /Vs. This mobility value is on agreement with the one we previously measured on NOMFET. 7 The observed evolution of the mobility with Θ clearly results from the more disordered organisation of the semiconducting film grown on the NPs. In pentacene transistors grown on a smooth dielectric interface, percolation is observed before the completion of the first monolayer (ΘC,2D ~ 0.7 ML) following the theory of 2D percolation 18, 19 (see Fig. S2 , Supplementary Information for in situ μ vs Θ measurements without NPs). Here, the shift of the percolation threshold above 5 MLs demonstrates a transition of pentacene growth to a 3D growth mode induced by the NPs adsorbed on the surface. Further complexity in the formation of additional transport paths leads to the formation of the inflection point. Only when the nominal thickness exceeds 8 ML a second critical regime emerges where an additional steep increase of mobility is observed. This second threshold happens at a thickness which exceeds the diameter of the citrate capped NPs (about 10 nm). This finding indicates that efficient transport paths are formed when the NPs start to get covered by the pentacene layer. Therefore, we infer that a more disordered pentacene film is obtained with NPs, as also previously revealed by AFM images with smaller pentacene grain size for the NOMFET compare to pentacene transistor without NPs (see Fig. 2 in Ref. 7 and more images in the next section).
Complementary to these measurements we performed temperature dependent characterization of the transistor once the final layer thickness of 20 ML is achieved. Fig. 2 depicts the mobility as a function of inverse temperature. The Arrhenius plot shows strongly temperature activated behavior which can be described by a single effective barrier of EA = 123 meV. We assign this barrier to a trap state in the HOMO-LUMO gap, near the HOMO. [20] [21] [22] Extrapolation to infinite temperature yields a trap-free mobility of μ0 = 0.26 cm 2 /Vs. Without the NPs, we measured an activation energy EA = 65 meV (see Fig. S3 in the supporting information) . This latter value is in agreement with previous reports for pentacene OFET (in the range 20-80 meV). 20, 23-26 Our findings point to two possible reasons for the weak performance of the NOMFET grown on citrate capped NPs. First, the pentacene morphology is disordered due to the presence of NPs, and only transport paths spanning at a distance from the dielectric interface can evolve. The electronic coupling and charge mobility are reduced along such a path. The extrapolated trap free mobility is an order of magnitude lower than typical values found in unperturbed pentacene transistors. 27 Second, deep trap states further reduce mobility and lead to activated transport behavior with higher energy barrier. In the NOMFETs, once a sufficiently thick pentacene film is deposited (above about 10 ML, Fig. 1 ), each nanoparticle is surrounded by pentacene, thus each NP acts as a "shallow trap" for charge carriers moving across the pentacene thin film, explaining the increased activation energy EA with the NPs.
Since low charge carrier mobility in NOMFET is the main cause of the slow dynamics of its synaptic behavior, 7, 8 we modify the fabrication protocol adding a silanization treatment after the NPs deposition. The findings from the in-situ experiment prompted this strategy. Reduced mobility was already observed in the APTMS modified dielectric without the presence of NPs. 28 Therefore, both the surface chemistry that exposes the highly polarizable groups and the morphological changes of the semiconductor as induced by the presence of NPs (given that a sufficiently thick pentacene layer is deposited), contribute to the decrease of charge transfer velocity. Surface functionalization by molecules such as octadecyltrichlorosilane (OTS) is known to improve mobility in OFET as they bind to polar groups at the surface and form an oriented monolayer which exposes non-polar alkyl chains, thereby decreasing the surface energy. [29] [30] [31] We treated the NPs/APTMS substrates in a solution of OTS (see details in Materials and Methods) according to an established protocol. 14, 15, [32] [33] [34] Chlorosilane head groups of the OTS molecules are prone to react with both the terminal amine group of APTMS and the -OH and COO -groups of citrate capping the NPs. [35] [36] [37] Moreover, OTS can polymerized laterally, though siloxane bonds, forming a capping layer over the surface and NPs. Evidence of the correct grafting of OTS is the observation of an increase of the water contact angle from ∼30-40° for APTMS/NPs surface to ∼90-100° after silanization. This latter value is consistent with 100-110° reported for OTS monolayer on a smooth surface (SiO2), 34 (we observe contact angles of 106-109° for APTMS/OTS bilayer on flat SiO2). give rise to a hindered transport path with reduced electronic coupling. This finding is independent of the NP functionalization and in both investigated cases we find maximum "trapfree" mobilities μ0 = 0.25 cm 2 /Vs by extrapolation.
Synaptic performances of the NOMFETs.
In parallel with these in-situ experiments, we fabricated NOMFET with and without the OTS treatments to assess improvements of their synaptic behavior (devices referred to as "APTMS-NP-P5" and "APTMS-NP-OTS-P5", respectively). The NP deposition and OTS protocols were the same as for the in-situ measurement, then a 30 nm thick pentacene was directly evaporated to complete the device (see Materials and Methods). Fig. 3 shows typical ID-VG measurements in saturation and the ID-VD characteristics. For comparison, we also fabricated transistors without the NPs during the same run of pentacene deposition (pentacene directly on SiO2, referred to as "P5" and pentacene on OTS functionalized SiO2, referred to as "OTS-P5"). Fig. 4 shows the extracted mobilities for the four types of device. For the OTS-treated NOMFET ("APTMS-NP-OTS-P5"), we obtained a mobility of ∼ 0.1 cm 2 /Vs whatever the channel length in the 1-50 μm range, on a part with the mobility of pentacene OFET (without OTS, Fig. 4 device "P5"). Albeit smaller than the one for OTS-treated pentacene OFET (0.4-0.5 cm 2 /Vs, Fig. 4 , "OTS-P5"), this value is strongly improved compared to standard NOMFETs (without OTS treatment), which is around 10 -3 cm 2 /Vs (Fig. 4 , "APTMS-NP-P5") consistent with our previous results. 7, 8 AFM images of the pentacene (Fig. 5) clearly shows that the OTS-treatment increases the grain size of the pentacene film of the NOMFETs, as already reported for pentacene OFET. 29, 38 To measure the synaptic properties, the NOMFET is used as a pseudo two-terminal device (inset Figure 6 ): the source (S) and gate (G) electrodes are connected together and used as the input terminal of the device, and the drain (D) is used as the output terminal (virtually grounded through the amperometer). A sequence of spikes with amplitude Vspike and at different frequencies is applied at the G/S input and we measure the output drain current. Figure 6 -a shows a typical result for the optimized NOMFET (APTMS-NP-OTS-P5) developed in this work. As in previous reports, 7, 8 we clearly observe the STP (short term plasticity) behavior, mimicking a biological synapse. 39 In brief, the output current (or equivalently the NOMFET conductance) shows a depressing behavior (decrease of the current with the number of spikes) for the spike at the highest frequencies and a facilitating behavior (increase of the current) for the lowest ones, similar to the synaptic weight (the signal transmittance through the synapse) of a biological synapse. The major improvements, compared to our previous results (Fig. 6-b) , are twofold: i) STP behavior is obtained with spikes of amplitude Vspike = -1V instead of -10 to -20V (for a channel length L=1 μm) in Ref. 7 ; ii) the characteristic response time constant is lowered to hundreds of ms, while we measured few seconds (at same channel length L = 1 μm). 7 This time constant is obtained by fitting (red squares Fig. 6 ) an analytical and iterative model that takes into account the effect of charge (during the spike) and discharge (between two successive spikes) of the NPs on the drain current as detailed elsewhere. 7 Roughly, the RC charge/discharge time constant of the NOMFET is governed by the channel resistance R of the NOMFET, which scales as L/μ and the capacitance of the NPs network, N·CNP, with N the number of NPs, CNP the self-capacitance of a NP CNP = 2πεD (with D the NP diameter and ε the dielectric constant). Here, at constant L, N and D, the decrease of NOMFET response time constant by a factor 10 is consistent with the increase of mobility by around the same factor (best mobility ≈10 -2 cm 2 /Vs in our previously fabricated NOMFET). 7, 8 A more precise comparison is difficult because of device-to-device dispersion, and the density of NP can only be roughly controlled around 5x10 10 NP/cm 2 ( Fig.   S1 ) as it may vary from device to device by about a factor 2.
In term of energy, the energy per spike Espike=Vspike Ispike δ, with Vspike the applied spike amplitude, Ispike the current measured during the spike (Fig. 6 ) and δ the spike duration, we obtain Espike ∼ 2 nJ for the NOMFET with OTS (Vspike=1V, δ=10ms and taking an average Ispike of 200 nA, Fig. 6-a) and Espike ∼ 10 nJ for the NOMFET without OTS (Vspike=10V, δ=100ms and taking an average Ispike of 10 nA, Fig. 6-b) . Thus, we have gained a factor 5 with the OTS treatment. Note that between spikes, the energy consumption is zero, all the device terminals being grounded.
Conclusion and perspectives.
In conclusion, we have developed a hybrid metal NP/organic synapstor working at 1 volt and with a typical response time constant in the range 100-200 ms. We have established a relationship between the device performances and i) the presence of Au NPs at the pentacene/ SiO2 interface and ii) the chemical surface treatment before the pentacene deposition. Further reduction of the spike amplitude can be obtained by using high-k dielectric gate or electrolyte gating. 40 Further reduction of the time response will be also possible using recently reported organic semiconductors [41] [42] [43] with a higher mobility (> 1 cm 2 /Vs) then pentacene, or solutionprocessed (i.e. sol-gel) inorganic oxide semiconductors (up to 7 cm 2 /Vs). 44 Fig. S1 shows a SEM image of the NPs on surface before the evaporation of pentacene. From image analysis, an average size of the NPs is 10 ± 3 nm, and a density of about 5x10 10 NP/cm 2 . 
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